

Compal Confidential

FLMS0

DIS M/B Schematic Document


Intel Ice Lake-U Processor with DDR4 Memory Down

2019-08-22

LA-J551P

REV : 0 . 2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-LJ551PR02
				Date: Thursday, August 22, 2019	Rev 0.2
				Sheet 1 of 67	



Voltage Rails

	power plane				+5VS +3VS +1.8VS +0.6VS +1.05V_VCCST +1.05VS_VCCSTG +VCCIN +VCCIN_AUX +1.8VS_DGPU +1.8VS_DGPU_AON +VGA_CORE +1.0VS_DGPU +1.35VS_VRAM
State		+12.6VB	+5VALW +3VALW +1.8VALW	+1.2V +2.5V	
S0		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

BOM Structure Table

Item	BOM Structure
GPU N17S-G0/G2	DIS@ UMA@
Debug	DCI@ SDP@
Memory Down - SDP Package	SDP_CHB@
Memory Down - DDP Package	DDP@ DDP_CHB@
Only CHB Memory Down	CHB@
Intel CNVi	CNVi@
Keyboard BackLight	KBL@
EMI Category	EMI@
ESD Category	ESD@
RF Category	RF@
Normal FP Device	FP@
SLIM_FP	SLIM_FP@
+12V FAN CAP	
+5V FAN CAP	
CPU MIC (Reserve)	Array_MIC@ Single_MIC@ SOiX@
Modern standby	NOS0iX@
Project select	
DDR4 Memory Down CHB	CHB@
GPU GC6 Mode	GC6@ NOGC6@
Touch Screen Power	TS@
EC9052Q C Version	EC9052_C@
Option Bypass USB Charger	NON_AOU@
RMT tool test	RMT@ QSQS_R1@ QSQP_R1@ QSQV_R1@ QSJV_R1@ QSQW_R1@
CPU select	

Item	BOM Structure
DGPU chip select	N17S_G0_R1@ N17S_G0_R3@ N17S_G2_R1@ N17S_G2_R3@
VRAM chip select	VRAM_M2G_R1@ VRAM_M2G_R3@ VRAM_H2G_R1@ VRAM_H2G_R3@ VRAM_S2G_R1@ VRAM_S2G_R3@

USB 2.0 Port Table

Port	External USB Port
1	USB2/3 Port (IO - 1)
2	USB2/3 Port (IO - 2)
3	USB2/3 Port (Type-C)
4	Touch Screen
5	
6	Camera
7	Fingrt Print
8	
9	
10	NGFF WLAN+BT

TCP Port Table

Port	Lane
0	TYPE C (PD + CC)
1	HDMI
2	
3	

USB 3.0 Port Table

Port	
1	USB2/3 Port (IO - 1)
2	USB2/3 Port (IO - 2)
3	
4	
5	
6	

PCIe Port Table

Port	Lane	
1		
2		
3		
4	0	
5	0	
6	1	GPU
7	2	
8	3	
9	1	CardReader
10	0	NGFF WLAN+BT
11		
12	0	
13	3	SSD
14	2	
15	1	
16	0	

SATA Port Table

Port	
0	
1A	
1B	SSD

EC SM Bus1 address EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011x 16h	Thermal Sensor (F75305M)	1001_101xb 9Ah
Charger (ISL88739A)	0001 001x 12h	Thermal Sensor (F75397M)	1001_100xb 98h

PCH SM Bus address GPU SM Bus address

Device	Address	Device	Address
DDR_JDIMM1	1010 010x A4h	Internal thermal sensor	1001 111x 9Eh
Touch_Pad			

SMBUS Control Table

	SOURCE	SOC	BATT	CHARGER	KB9052	SODIMM	Thermal Sensor	DGPU
EC_SMB_CK1	KB9052	X	V	V	X	X	X	X
EC_SMB_DA1	+3VL		+3VALW	+19V_VIN				
EC_SMB_CK2	KB9052	V	X	X	X	X	V	V
EC_SMB_DA2	+3VS						+3VS	+3VS
EC_SMB_CK4	KB9052	X	X	X	X	X	X	X
EC_SMB_DA4	+3VS							
SOC_SMBCLK	SOC	X	X	X	X	V	X	X
SOC_SMBDATA	+3VS					+3VS		
SOC_SML0CLK	SOC	X	X	X	X	X	X	X
SOC_SML0DATA	+3VS							

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3(Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5(Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

VRAM

ZZZ11 X76_H2G@
X76 HYNIX 2GB
X76H43BL1

ZZZ12 X76_S2G@
X76 SAMSUNG 2GB
X76H43BL12

ZZZ13 X76_M2G@
X76 MICRON 2GB
X76H43BL11

ICL-U CPU

UC1 Q9Q5_R1@
I7-1065G7
SA0000CTB10

UC1 Q9QP_R1@
I5-1034G1
SA0000CUC10

UC1 Q9QV_R1@
I5-1035G1
SA0000CTB10

UC1 Q9VW_R1@
I3-1005G1
SA0000CV010

UC1 Q9QW_R1@
I3-1005G1
SA0000CTD10

DGPU

R1 UV1 SA0000CC940
N17S_G0_R1@
N17S-G2

UV1 SA0000CCB30
N17S_G2_R1@
N17S-G2

R3 UV1 SA0000CC910
N17S_G0_R3@
N17S-G0

UV1 SA0000CCB10
N17S_G2_R3@
N17S-G2

VRAM

Micron

UV21 SA00009T30
VRAM_M2G_R1@
MT51256M32HF-40

UV22 SA00009T30
VRAM_M2G_R1@
MT51256M32HF-40

UV21 SA00009T60
VRAM_M2G_R3@
MT51256M32HF-40

UV22 SA00009T60
VRAM_M2G_R3@
MT51256M32HF-40

Hynix

UV21 SA0000C1710
VRAM_H2G@_R1@
H5GCBH24AJR-R2C

UV22 SA0000C1710
VRAM_H2G@_R1@
H5GCBH24AJR-R2C

UV21 SA0000C1730
VRAM_H2G@_R3@
H5GCBH24AJR-R2C

UV22 SA0000C1730
VRAM_H2G@_R3@
H5GCBH24AJR-R2C

Samsung

UV21 SA00009TA50
VRAM_S2G@_R1@
H5GCBH24AJR-R2C

UV22 SA00009TA50
VRAM_S2G@_R1@
H5GCBH24AJR-R2C

UV21 SA0000C1730
VRAM_S2G@_R3@
H5GCBH24AJR-R2C

UV22 SA0000C1730
VRAM_S2G@_R3@
H5GCBH24AJR-R2C

ON BOARD RAM X76

ZZZ7 X76_H16G_2CH_2666@
X76 HYNIX 16GB DUAL
X76H43BL17

ZZZ8 X76_S16G_2CH_2666@
X76 SAMSUNG 16GB DUAL
X76H43BL12

ZZZ9 X76_M4G_1CH_3200@
X76 MICRON 4GB SINGEL
X76H43BL10

ZZZ6 X76_H4G_1CH_2666@
X76 HYNIX 4GB SINGEL
X76H43BL04

ZZZ1 X76_S4G_1CH_2666@
X76 SAMSUNG 4GB SINGEL
X76H43BL02

ZZZ5 X76_M8G_2CH_3200@
X76 MICRON 8GB DUAL
X76H43BL09

ZZZ4 X76_H8G_2CH_2666@
X76 HYNIX 8GB DUAL
X76H43BL03

ZZZ1 X76_S8G_2CH_2666@
X76 SAMSUNG 8GB DUAL
X76H43BL01

PCB PN

ZZZ
PCB FL535 LA-H105P
DN8001LE000

X4E

ZZZ14 X4E_DIS@
X4E S550-ICL DIS
X4EAJY3BL01

ZZZ15 X4E_UMA@
X4E S550-ICL UMA
X4EAJY3BL02

Security Classification

Compal Secret Data

Issued Date

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev

0.2

Compal Electronics, Inc.

Notes List

Rev

0.2

826

Document

Number

LA-LJ551PR02

Date:

Thursday, August 22, 2019


Sheet


3


of

67

[DQA04-Power Map_ICL-U4+2_DDR4_Volume_S0ix]








RSVD_1:
Follow 573129_ICL_U_DDR4_SODIMM_HW_SCH_RN

Table 5-11. USB3/USB2 Port Pairing for USB Type-C Connectors

	Connector C0	Connector C1	Connector C2	Connector C3
CPU USB3 port#	1	2	3	4
PCH USB2 port#	2	3	4	6



To make split xDCI controller working functionally for different USB-C connectors with increasing port numbers (TCP0_*, TCP1_*, TCP2_*, TCP3_*), recommended to pair with increasing number of USB2 ports from PCH. Simplest form of requirement is to match USB2/USB3 port numbers for USB-C connectors, but it is not strictly required.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ICL-U(1/14)DDLEDP	
Size		Document Number		Rev	
		LA-LJ551PR02		0.2	
Date:		Thursday, August 22, 2019		Sheet 6 of 67	





EC_SLP_S0IX#
JTAG ODT DISABLE
NO INTERNAL PU/PD
HIGH: JTAG ODT ENABLED
LOW: JTAG ODT DISABLED

GPP_H2
MAF/SAF STRAP
INTERNAL PD 20K
HIGH: Slave Attached Flash Sharing (SAFS) is enabled.
LOW: Master Attached Flash Sharing (MAFS) is enabled.
(Default)






check XDP /DCI



Security Classification		Compal Secret Data		Title	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				Rev	
				0.2	
				Date: Thursday, August 22, 2019	
				Sheet 7 of 67	


Follow Intel DDR4 N1L

DDR4: Refer to 575034_ICL_U42_DDR4_T3_6L_Core_Schematics_Rev0p1



Security Classification	Compal Secret Data			Title		
Issued Date	2019/05/15	Deciphered Date	2020/05/15	ICL-U(3/14)DDR4		
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OR FOLD INTO ANY OTHER DOCUMENT OR BE REPRODUCED BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc# Document Number LA-U551PR02		Rev 0.2
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Thursday, April 30, 2019		ISheet 8 of 67

SPI ROM




SOC_SPI_0_SO BOOT HALT NO INTERNAL PU/PD HIGH: DISABLE LOW: ENABLE	SOC_SPI_0_IO2 CONSENT STRAP NO INTERNAL PU/PD HIGH: DISABLE LOW: ENABLE	SOC_SPI_0_IO3 A0 PERSONALITY STRAP NO INTERNAL PU/PD HIGH: DISABLE LOW: ENABLE
--	---	--


SPIO_MOSI	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPIO_IO2	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPIO_IO3	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

close to SPI ROM


From SOC



< SPI ROM - 16M >



UC1E



GPP_C2
TLS CONFIDENTIALITY
INTERNAL PD 20K
HIGH: TLS CONFIDENTIALITY ENABLE
LOW: TLS CONFIDENTIALITY DISABLE





SOC_SML0ALERT#
ESPI OR EC LESS
INTERNAL PD 20K
HIGH: ESPI DISABLE
LOW: ESPI ENABLE (Default)




SML1
(Link to GPU, EC, Thermal Sensor, PD)

ESPI
Follow
572907_ICL_UY_PDG

To EC





Follow 572907_ICL_UY_PDG for Glitch



MAF - Master Attached Flash
Single SPI Flash attached to SPI Bus
EC FW access through eSPI Bus


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	ICL-U(3/12)SPL,ESPI,SMB,LPC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, August 22, 2019
				Sheet	9 of 67






Place the same side(TOP/BOT) with on board RAM IC

Capacity	Description	Part Number	Used Channel	OBRAM_ID4	OBRAM_ID3	OBRAM_ID2	OBRAM_ID1	OBRAM_ID0	X76 Number	DDR4 System total size
8Gb-2666	SS D4 K4A8G165WC-BCTD SDF	SA0000B6F00	1	0	0	0	0	0	X7684838L02	4GB
	HY D4 H5AN8G6NCIR-VKC SDF	A0000BMN00	1	0	0	0	0	1	X7684838L04	
16Gb-2666	SS D4 K4AAG165WA-BCTD SDF	SA0000CN000	1	0	0	0	1	0	X7684838L06	8GB
	HY D4 H5ANAG6NCMR-VKC DDP	SA0000BZ100	1	0	0	0	1	1	X7684838L08	
8Gb-3200	SS D4 K4A8G165WC-BCWE SDF	SA0000CZ500	1	0	0	1	0	0	TBD	4GB
	HY D4 H5AN8G6NCIR-XNC SDF	SA0000CZ300	1	0	0	1	0	1	TBD	
16Gb-3200	MC D4 MT40A512M16TB-062E:J SDF	SA0000CM800	1	0	0	1	1	0	X7684838L10	8GB
	SS D4 K4AAG165WA-BCWE SDF	SA0000CZ200	1	0	0	1	1	1	TBD	
8Gb-2666	SS D4 K4A8G165WC-BCTD SDF	SA0000B6F00	2	1	0	0	0	0	X7684838L01	8GB
	HY D4 H5AN8G6NCIR-VKC SDF	A0000BMN00	2	1	0	0	0	1	X7684838L03	
16Gb-2666	SS D4 K4AAG165WA-BCTD SDF	SA0000CN000	2	1	0	0	1	0	X7684838L05	16GB
	HY D4 H5ANAG6NCMR-VKC DDP	SA0000BZ100	2	1	0	0	1	1	X7684838L07	
8Gb-3200	SS D4 K4A8G165WC-BCWE SDF	SA0000CZ500	2	1	0	1	0	0	TBD	8GB
	HY D4 H5AN8G6NCIR-XNC SDF	SA0000CZ300	2	1	0	1	0	1	TBD	
16Gb-3200	MC D4 MT40A512M16TB-062E:J SDF	SA0000CM800	2	1	0	1	1	0	X7684838L09	16GB
	SS D4 K4AAG165WA-BCWE SDF	SA0000CZ200	2	1	0	1	1	1	TBD	
	HY D4 H5ANAG6NCIR-XNC DDP	SA0000CZ100	2	1	1	0	0	0	TBD	
	MC D4 MT40A1G16RC-062E:B SDF	SA0000CSR00	2	1	1	0	1	1	TBD	
	MC D4 MT40A1G16KD-062E:E SDF	TBD	2	1	0	1	0	0	TBD	



Strap Pin




GPP_B18
No Reboot
INTERNAL PD 20K
HIGH: No Reboot
LOW: Reboot Enable (Default)

SPKR
TOP SWAP OVERRIDE
INTERNAL PD 20K
HIGH: Top swap enable
LOW: Disable (Default)



GPP_B23
CPU/SSD CLOCK FBQ
INTERNAL PD 20K
HIGH: 38.4 MHz (direct form crystal) (Default)
LOW: 38.4 MHz (direct form crystal) (Default)

GPP_D16
NFI_MODE_DET_STRAP
Follow 573129_ICL-U_DDR4_SODIMM_HW_SCR_RM_1P0

Function	MODEL_SETTING1 (GPP_D1)	MODEL_SETTING0 (GPP_D0)
S550	0	1





Function	MODEL_SETTING2 (GPP_D2)
Array MIC	1
Single MIC	0




Function	DGPU_SEL1 (GPP_D18)	DGPU_SEL0 (GPP_D15)
N17S-G0	0	0
N17S-G2	0	1
N17S-G3	1	0
N17S-G5	1	1


* N17S-G0/G2 only for SDV phase



SVID DATA



SVID ALERT



SVID CLOCK



5.5.10 SVID Topology

Figure 5-54. Routing Illustration for SVID Topology






Figure above demonstrates Routing Illustration for SVID Topology, each trace from CPU to VR represents 3 signals: VIDSOUT, VIDSCK, VIDSALERT#.


Table 5-75. SVID Routing Guidelines

Segment	Tline Type	Reference	Via Count	Max Length, mm	
				Segment	Total
M1	MS/SL/DSL	VSS		75	530
M2	MS/SL/DSL	VSS		380	
M3	MS/SL/DSL	VSS		75	
Topology Guidelines					
SVID Signals		VIDSOUT, VIDSCK, VIDSALERT#			
VIDSOUT platform resistors		Rpu1=100Ω, Rpu2=100Ω			
VIDSCK platform resistors		Rpu1=Empty, Rpu2=45Ω			
VIDSALERT# platform resistors		Rpu1=56Ω, Rpu2=Empty			
Platform resistors tolerances		± 5%			
Route ordering		When routing at minimum spacing route Alert between Data and Clock			









Security Classification		Compal Secret Data		Title	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ICL-U(9/13)Power, SVID	
				Size	Document Number
				LA-LJ551PR02	
				Date:	Thursday, August 22, 2019
				Sheet	15 of 67


EMC CAPS-PLACE
< 4mm from SOC VDDQ
with each pair < 12mm Apart
12pF* 3 (EMI@)
2pF* 3 (EMI@)




Modern Standby




Place on CPU Side
22uF* 2 + 22uF* 1 (Reserved)






Place on opposite of CPU Side
1uF* 6 + 1uF*3 reserve
10uF* 2




+1.8VALW TO +1.8VS



Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2019/05/15	Deciphered Date
2020/05/15		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		ICL-U(10/13)Power
Size	Document Number	Rev
LA-LJ551PR02		0.2
Date:	Thursday, August 22, 2019	Sheet 16 of 67




Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2019/05/15		Deciphered Date		2020/05/15		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		ICL-U(12/13)GND								
		Size		Document Number						Rev
				LA-LJ551PR02						0.2
				Date: Thursday, August 22, 2019						Sheet 18 of 67






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ICL-U(13/13)RSVD,CFG	
Date:		Thursday, August 22, 2019		Sheet	19 of 67

5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Compal Electronics, Inc.</td></tr><tr><td>Issued Date</td><td>2019/05/15</td><td>Deciphered Date</td><td>2020/05/15</td><td>Title</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size B</td></tr><tr><td colspan="4"></td><td>Document Number</td></tr><tr><td colspan="4"></td><td>Rev 0.2</td></tr><tr><td colspan="2">Date:</td><td colspan="2">Thursday, August 22, 2019</td><td>Sheet 20 of 67</td></tr></table>					Security Classification		Compal Secret Data		Compal Electronics, Inc.	Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B					Document Number					Rev 0.2	Date:		Thursday, August 22, 2019		Sheet 20 of 67
Security Classification		Compal Secret Data		Compal Electronics, Inc.																														
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B																														
				Document Number																														
				Rev 0.2																														
Date:		Thursday, August 22, 2019		Sheet 20 of 67																														
5	4	3	2	1																														


5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Compal Electronics, Inc.</td></tr><tr><td>Issued Date</td><td>2019/05/15</td><td>Deciphered Date</td><td>2020/05/15</td><td>Title</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size B</td></tr><tr><td colspan="4"></td><td>Document Number</td></tr><tr><td colspan="4"></td><td>Rev 0.2</td></tr><tr><td colspan="2">Date:</td><td colspan="2">Thursday, August 22, 2019</td><td>Sheet 21 of 67</td></tr></table>					Security Classification		Compal Secret Data		Compal Electronics, Inc.	Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B					Document Number					Rev 0.2	Date:		Thursday, August 22, 2019		Sheet 21 of 67
Security Classification		Compal Secret Data		Compal Electronics, Inc.																														
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B																														
				Document Number																														
				Rev 0.2																														
Date:		Thursday, August 22, 2019		Sheet 21 of 67																														
5	4	3	2	1																														




Security Classification	Compul Secret Data		Title		Compul Electronics, Inc.	
Issued Date	2019/05/15	Deciphered Date	2020/05/15		DDR4 ON BOARD RAM CHIPS	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THIS COMPANY OR BE REPRODUCED OR REPRODUCED BY ANY OTHER MEANS WITHOUT THE WRITTEN PERMISSION OF COMPAUL ELECTRONICS, INC.</p>			Size	Document Number	Rev	
				LA-J551P-010	0.1	
			Date	Thursday, August 29, 2019	Sheet	22 of 27




Security Classification		Compal Secret Data		Title	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Compal Electronics, Inc. DDR4 ON BOARD RAM Decoupling	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-LJ551PR02 Rev 0.2	
				Date:	Thursday, August 22, 2019
				Sheet	23 of 67




Co-lay for SDP / DDP Memory DIE





CLOCK TERMINATION








4 as near each on board RAM device as possible



2 as near each on board RAM device as possible




2 as near each on board RAM device as possible




Title		<Title>	
Size	Document Number	Rev	0.2
CustmLA-LJ51PH02		Date:	
Thursday, August 22, 2019		Sheet	25 of 67

PCIE CLK



PCIE X4 Bus



Reset Control



CLK_REQ



NC FOR GM108

NC FOR GF117/GK208/GM108

N18S-QT-S-A2_BGA595










Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1 µF	X7R	0402	1 Near GPU
4.7 µF	XSR	0603	2 Near GPU

To POWER
trace width: 16mils
differential voltage sensing.
differential signal routing.

PEX IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2C-64	1.0 µF	X6S	0402	1 Under GPU
	4.7 µF	X6S	0603	1 Near GPU
	10 µF	XSR	0805	1 Midway between GPU and Power Supply
	22 µF	XSR	0805	1 Midway between GPU and Power Supply

Table 6. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	Location
N16 PEX_IOVDD (N17 PEX_DVDD) Supply Rail			N16 N17	
GB2B-64, GB2C-64	1.0 µF	X6S	0402	1 1 Under GPU
	4.7 µF	X6S	0603	0 1 Under GPU
	4.7 µF	X6S	0603	1 2 Near GPU
	10 µF	X6S	0805	0 2 Midway between GPU and Power Supply
	22 µF	X6S	0805	0 1 Midway between GPU and Power Supply
N16 PEX_IOVDD (N17 PEX_HVDD) Supply Rail				
GB2B-64, GB2C-64	1.0 µF	X6S	0402	1 4 Under GPU
	4.7 µF	X6S	0603	1 2 Near GPU
	10 µF	X6S	0805LP	1 2 Midway between GPU and Power Supply
	22 µF	X6S	0805LP	1 1 Midway between GPU and Power Supply

Table 7. PEX PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	Location
PEX_PLLVDD Supply Rail			N16 N17	
GB2B-64	0.1 µF	X7R	0402	1 N/A Under GPU
	1.0 µF	XSR	0603	1 N/A Near GPU
	4.7 µF	XSR	0805	1 N/A Near GPU
PEX_SVDD_3V3 Supply Rail				
GB2B-64	4.7 µF	XSR	0603	2 N/A Near GPU
GPU PEX_PLL_HVDD Supply Rail				
GB2B-64, GB2C-64	0.1 µF	X7R	0402	1 1 Near GPU




GPU_Decoupling CAPs @ Power Page

Table 4. Frame Buffer Core and IO Decoupling and Filtering




GPU	Capacitor Type	Footprint	Population			
			N16	N17	Location	
FBVDD/Q Supply Rail for GDDR5						
GB2B-64, GB2C-64	0.1 μ F	X7R	0402	2	0	Under GPU
	1 μ F	X7R	0603	2	8	Under GPU
	4.7 μ F	X6S	0603	2	0	Under GPU
	10 μ F	X6S	0603	0	2	Under GPU
	10 μ F	X6S	0603	1	1	Near GPU
	22 μ F	X6S	0603W	1	3	Near GPU

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/ GB2C-64 GDDR5	0.1 μ F	X7R 0402	2 2	Under GPU
	1 μ F	X7R 0603	2 2	Under GPU
	4.7 μ F	X6S 0603	2 2	Under GPU
	10 μ F	X5R 0805	1 1	Near GPU
	22 μ F	X5R 0805	1 1	Near GPU

Place near GPU





Note: Use only 1% resistors for driver calibration



** XPWR pins are configurable.
These pins are not connected on the substrate.
Therefore, XPWR pins can be assigned as needed,
to improve Top layer routing, power delivery.



NC (N17: GPCPLL_AVDD) Supply Rail						
GB2C-64	0.1 μ F	X7R	0402	N/A	1	Under GPU
	4.7 μ F	X6S	0603	N/A	1	Near GPU
	22 μ F	X6S	0805	N/A	1	Near GPU
	Bead Type					
	L=30 Ω (ESR=0.010 Ω)	0603	N/A	1		Near GPU



GPU Package	Rail	Capacitor Type		Footprint		Population	Location
GB2-64	3V3_MAIN	0.1 μ F	X6S	0402	2	2	Under GPU
GB2B-64		1 μ F	X5R	0603	1	1	Near GPU
GB4B-128		4.7 μ F	X5R	0603	1	1	Near GPU
GB3B-256							
GB2-64	3V3_AON	0.1 μ F	X6S	0402	1	1	Under GPU
GB2B-64		1 μ F	X5R	0603	1	1	Near GPU
GB4B-128		4.7 μ F	X5R	0603	1	1	Near GPU
GB3B-256							

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.



Do not route unused I/C signals on the PCB in order to protect the GPU from outside ESD risk. If unused traces are routed, the signals should be pulled down to ground with 1.8 k Ω resistors.

N16x GPUs use FCS slave address 0x96h for NVIDIA internal testing. FC address 0x96h must not be used by other FC devices on the same bus as the GPU to avoid address conflict. The SMB_ALT_ADDR strap does not affect this 0x96h address. Refer to Chapter 15 (Straps) for a list of useful FCS Slave addresses can be used with SMB_ALT_ADDR strapping.

The internal thermal sensor can be accessed through the FCS interface as described in the FCS chapter. This interface is compliant with the System Management Bus (SMBus) Specification (Version 2.0). The interface supports PEC and SMBus Timeout as well as Read Byte and Read Byte with PEC. Writes to the internal thermal sensor registers through the FCS interface by the system is not supported. The default port address to access the internal thermal sensor over the FCS is 0x9E. Table 16-1 describes the byte-wise register accessible through the FCS interface.

GPO	Path	Configuration	Min Termination
GPO1	GPO Name	NO	NO
GPO2	LOCAL_TL	NO	NO
GPO3	MEM_VOL_CTL	NO	NO
GPO4	LCED_B_PWM	NO	NO
GPO5	LCED_VBE	NO	NO
GPO6	LCED_BES	NO	NO
GPO7	LCED_VBE2	NO	NO
GPO8	LCED_VBE3	NO	NO
GPO9	SPD1EXT1	NO	NO
GPO10	SPD1EXT2	NO	NO
GPO11	SPD1EXT3	NO	NO
GPO12	SPD1EXT4	NO	NO
GPO13	SPD1EXT5	NO	NO
GPO14	SPD1EXT6	NO	NO
GPO15	SPD1EXT7	NO	NO
GPO16	SPD1EXT8	NO	NO
GPO17	SPD1EXT9	NO	NO
GPO18	SPD1EXT10	NO	NO
GPO19	SPD1EXT11	NO	NO
GPO20	SPD1EXT12	NO	NO
GPO21	SPD1EXT13	NO	NO
GPO22	SPD1EXT14	NO	NO
GPO23	SPD1EXT15	NO	NO
GPO24	SPD1EXT16	NO	NO
GPO25	SPD1EXT17	NO	NO
GPO26	SPD1EXT18	NO	NO
GPO27	SPD1EXT19	NO	NO
GPO28	SPD1EXT20	NO	NO
GPO29	SPD1EXT21	NO	NO
GPO30	SPD1EXT22	NO	NO
GPO31	SPD1EXT23	NO	NO
GPO32	SPD1EXT24	NO	NO
GPO33	SPD1EXT25	NO	NO
GPO34	SPD1EXT26	NO	NO
GPO35	SPD1EXT27	NO	NO
GPO36	SPD1EXT28	NO	NO
GPO37	SPD1EXT29	NO	NO
GPO38	SPD1EXT30	NO	NO
GPO39	SPD1EXT31	NO	NO
GPO40	SPD1EXT32	NO	NO
GPO41	SPD1EXT33	NO	NO
GPO42	SPD1EXT34	NO	NO
GPO43	SPD1EXT35	NO	NO
GPO44	SPD1EXT36	NO	NO
GPO45	SPD1EXT37	NO	NO
GPO46	SPD1EXT38	NO	NO
GPO47	SPD1EXT39	NO	NO
GPO48	SPD1EXT40	NO	NO
GPO49	SPD1EXT41	NO	NO
GPO50	SPD1EXT42	NO	NO
GPO51	SPD1EXT43	NO	NO
GPO52	SPD1EXT44	NO	NO
GPO53	SPD1EXT45	NO	NO
GPO54	SPD1EXT46	NO	NO
GPO55	SPD1EXT47	NO	NO
GPO56	SPD1EXT48	NO	NO
GPO57	SPD1EXT49	NO	NO
GPO58	SPD1EXT50	NO	NO
GPO59	SPD1EXT51	NO	NO
GPO60	SPD1EXT52	NO	NO
GPO61	SPD1EXT53	NO	NO
GPO62	SPD1EXT54	NO	NO
GPO63	SPD1EXT55	NO	NO
GPO64	SPD1EXT56	NO	NO
GPO65	SPD1EXT57	NO	NO
GPO66	SPD1EXT58	NO	NO
GPO67	SPD1EXT59	NO	NO
GPO68	SPD1EXT60	NO	NO
GPO69	SPD1EXT61	NO	NO
GPO70	SPD1EXT62	NO	NO
GPO71	SPD1EXT63	NO	NO
GPO72	SPD1EXT64	NO	NO
GPO73	SPD1EXT65	NO	NO
GPO74	SPD1EXT66	NO	NO
GPO75	SPD1EXT67	NO	NO
GPO76	SPD1EXT68	NO	NO
GPO77	SPD1EXT69	NO	NO
GPO78	SPD1EXT70	NO	NO
GPO79	SPD1EXT71	NO	NO
GPO80	SPD1EXT72	NO	NO
GPO81	SPD1EXT73	NO	NO
GPO82	SPD1EXT74	NO	NO
GPO83	SPD1EXT75	NO	NO
GPO84	SPD1EXT76	NO	NO
GPO85	SPD1EXT77	NO	NO
GPO86	SPD1EXT78	NO	NO
GPO87	SPD1EXT79	NO	NO
GPO88	SPD1EXT80	NO	NO
GPO89	SPD1EXT81	NO	NO
GPO90	SPD1EXT82	NO	NO
GPO91	SPD1EXT83	NO	NO
GPO92	SPD1EXT84	NO	NO
GPO93	SPD1EXT85	NO	NO
GPO94	SPD1EXT86	NO	NO
GPO95	SPD1EXT87	NO	NO
GPO96	SPD1EXT88	NO	NO
GPO97	SPD1EXT89	NO	NO
GPO98	SPD1EXT90	NO	NO
GPO99	SPD1EXT91	NO	NO
GPO100	SPD1EXT92	NO	NO
GPO101	SPD1EXT93	NO	NO
GPO102	SPD1EXT94	NO	NO
GPO103	SPD1EXT95	NO	NO
GPO104	SPD1EXT96	NO	NO
GPO105	SPD1EXT97	NO	NO
GPO106	SPD1EXT98	NO	NO
GPO107	SPD1EXT99	NO	NO
GPO108	SPD1EXT100	NO	NO
GPO109	SPD1EXT101	NO	NO
GPO110	SPD1EXT102	NO	NO



Memory Density	Allowed Memory Configuration	FBVDIO#	Vendor	Manufacturer Part Number	Dio Revision	Strip	Memory Speed Grade	Date Code	Qual Plan	Status
8 Gb	25M032 512Mb16	1.35V	Xenon	HT51203209F000	8-Dio	N/A	8 Gbps	N/A	Full	Production ready
			Mylik	HT51203204LR-02C	8-Dio	DNA	8 Gbps	N/A	Full	Production ready
			Samsung	K4G032083PC-MC12	8-Dio	D03	8 Gbps	N/A	Full	Post-production

Notes:

1. For N175-G0/G2/G3/G4, the maximum allowable memory case temperature is 85 °C.
2. N175-G0/G2 running at 1.0 GHz (without intent to reach 3.5 GHz at a later stage) can also use the memory configurations in Table 4 for N175-G1.

Table 5.3 RAMCFG

Strap Pins Note			RAMEC6 Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory config corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	H	M	9 (0x0009)
L	M	M	10 (0x000A)


Table 5.6 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins			Functions Selected by This Strapping			
STRAPS	STRAP4	STRAP3	SWR_ALT_ADDR	DEV0_SEL	PCI_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	1	1	1
H	L	L	1	0	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1

ROM_SO	ROM_SI	ROM_SCLK	STRAP5	STRAP4	STRAP3
RV2468 DIS@ 100K_0402_5%	RV2469 DIS@ 100K_0402_5%	RV2471 DIS@ 100K_0402_5%	RV443 DIS@ 100K_0402_5%	RV385 DIS@ 100K_0402_5%	RV387 DIS@ 100K_0402_5%


Note: The ternary strap pins listed in the Strap Pins columns must be pulled to one of three voltage levels. "L" means Low level (GND). "M" means middle level (0.9V). "H" means High level (1.8V).

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/05/15	Declassified Date	2020/06/15	Title	NV(4/5)-GPIO/Strap
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE R&D DEPARTMENT. IT CONTAINS MAY BE USED OR BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-LJ551PR02



For GC6

Normal: 1.8V
GC6: 1.3V
SC60000B80 (Main): VIH(min) = 1.0V
SC600001Q00 (2nd): VIH(min) = 1.0V



From DG-07158-001_v05_secured (NVIDIA Spec)

7.1.8 CKE* Signal

Two copies of the clock enable signal (CKE*) are provided for each memory partition of the GPU (Figure 7-4). These are connected to two DRAM components in the standard mode as point-to-point connections. The two signals are shared in the clamshell mode that will have four DRAM components (Figure 7-5). The CKE* signal requires a 10 kΩ pull-up resistor. This pull-up placement is not critical. The ODT is not provided for these signals.




Figure 7-4. Clock Enable (CKE*) Signal Connection, ×32 Mode

7.1.7.3 RST* Signal

Each channel (32-bit interface) of the GPU provides a single reset signal (Figure 7-3). This is connected to one DRAM component in the standard mode and two DRAM components in the clamshell mode. This signal requires one 10 kΩ pull-down resistor in standard mode or in clamshell mode. The placement of this pull-down resistor should be at the end of the daisy-chain of this trace. The ODT is not provided for this signal.




Figure 7-3. Reset Signal Connection

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2-64/ GB28-64	FBX_PLL_AVDD	0.1 μF X7R	0402	2	Under GPU
	FBX_PLL_AVDD	22 μF X5R	0805	1	Near GPU
	FBX_PLL_AVDD and FBX_DLL_AVDD Combined	Bead Type			
		30 Ω (ESR<0.010 Ω)	0603	1	Near GPU

The three diagrams illustrate different ways to connect the 1.0VDS_D0PU_EN pin to the 1.0VDS_D0PU supply:

- Diagram 1:** The 1.0VDS_D0PU_EN pin is connected to the 1.0VDS_D0PU supply through a 10k pull-up resistor. The output is labeled 1.0VDS_D0PU.
- Diagram 2:** The 1.0VDS_D0PU_EN pin is connected to the 1.0VDS_D0PU supply through a 10k pull-up resistor and a 10k series resistor. The output is labeled 1.0VDS_D0PU.
- Diagram 3:** The 1.0VDS_D0PU_EN pin is connected to the 1.0VDS_D0PU supply through a 10k pull-up resistor and a 10k series resistor. The output is labeled 1.0VDS_D0PU.

[illegible]

Products	VRAM Type	GPU Core	GPU FBIO	FB Total ^{1, 2}	1.05V Total ²	3.3V Total		
		—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴	
		(A)	(A)	(A)	(A)	(A)	(A)	
N16S-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06
N16S-GTR	GDDR5	26.0	—	2.0	—	4.2	0.80	0.06
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06

Figure 18-7. Optimus Entry/Exit Timing Diagram

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

Note:

- 3.3V includes all rails powered at 3.3V; PEX_VDD includes all rails that are shared on 1.05V/1.0V
- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2 ms.

The diagram illustrates the timing sequence for GCS entry and exit. It shows the following signals and their states during the GCS Entry and GCS Exit phases:

- FB_CKE:** Normal (High) → Self-Refresh (Low) → Self-Refresh (Low) → Normal (High).
- PEX_LINK:** Active (High) → X (Low) → X (Low) → Detect (High) → Train (High).
- GPU_PEX_RST#:** High → Low → High.
- GCS_FB_EN:** High → Low → High.
- V33_MAIN_EN:** High → Low → High. A delay T_d is indicated between the falling edge of V33_MAIN_EN and the start of the GCS Exit phase.
- All Rail PGOOD:** High → Low → High.
- GPU_EVENT#:** High → Low → High. A delay T_t is indicated between the falling edge of GPU_EVENT# and the start of the GCS Exit phase.

The sequence is divided into two main sections: **GCS Entry** and **GCS Exit**, separated by a vertical dashed line. The GCS Exit phase includes a delay T_t before the GPU_EVENT# signal transitions back to high.

Note:

- ALL Rail PG00D=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot be guaranteed in regulation this state should equal to 0.
- During GC6x exit, the order of power rail ramp-up must follow the power-up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
- All delays should be minimized to increase time spent in GC6x for maximum power saving.
- The entire entry/exit sequence must complete within 200 ms.

VRAM Memory Partition A

Table 7-4. GDDR5 Mode H Mapping






GB2-64, GB28-64, GB48-128		Channel 0 0..31	GB2-64, GB28-64, GB48-128	Channel 1 32..63
CMD0	C5*	CMD16	C5*	
CMD1	A3_BA3	CMD17	A3_BA3	
CMD2	A2_BA0	CMD18	A2_BA0	
CMD3	A4_BA2	CMD19	A4_BA2	
CMD4	A5_BA1	CMD20	A5_BA1	
CMD5	WE*	CMD21	WE*	
CMD6	A7_A8	CMD22	A7_A8	
CMD7	A6_A11	CMD23	A6_A11	
CMD8	AB1*	CMD24	AB1*	
CMD9	A12_RFU	CMD25	A12_RFU	
CMD10	A0_A10	CMD26	A0_A10	
CMD11	A1_A9	CMD27	A1_A9	
CMD12	RA5*	CMD28	RA5*	
CMD13	R5T*	CMD29	R5T*	
CMD14	CKE*	CMD30	CKE*	
CMD15	CAS*	CMD31	CAS*	
GB2-64, GB28-64, GB48-128		Channel 0 & 1		
CMD52	Hot_reset			
CMD33*	Hot_reset			
CMD34	DEBUGP			
CMD35	DEBUG†			

Notes:

1. Not available in GB2-64 and GB28-64 packages.
2. GPU debug pins not connected to UNIM, see section 7.1.13.

Notes:









1. Not available in GB2-64 and GB2B-64 packages.
2. GPU debug pins not connected to URAM. See section 7.1.13.



5	4	3	2	1																									
D				D																									
C				C																									
B				B																									
A				A																									
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Compal Electronics, Inc.</td></tr><tr><td>Issued Date</td><td>2019/05/15</td><td>Deciphered Date</td><td>2020/05/15</td><td>Title</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Reserve</td></tr><tr><td>Size B</td><td colspan="3">Document Number LA-LJ551PR02</td><td>Rev 0.2</td></tr><tr><td>Date:</td><td>Thursday, August 22, 2019</td><td>Sheet</td><td>33 of 67</td><td></td></tr></table>					Security Classification		Compal Secret Data		Compal Electronics, Inc.	Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve	Size B	Document Number LA-LJ551PR02			Rev 0.2	Date:	Thursday, August 22, 2019	Sheet	33 of 67	
Security Classification		Compal Secret Data		Compal Electronics, Inc.																									
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title																									
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve																									
Size B	Document Number LA-LJ551PR02			Rev 0.2																									
Date:	Thursday, August 22, 2019	Sheet	33 of 67																										
5	4	3	2	1																									

5					4					3					2					1																																																																																																																																	
D																																																																																																																																																					
C																																																																																																																																																					
B																																																																																																																																																					
A																																																																																																																																																					
<div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div>																																																																																																																																																					
<table><tr><td colspan="25">Title</td></tr><tr><td colspan="25"><Title></td></tr><tr><td>Size</td><td colspan="23">Document Number</td><td>Rev</td></tr><tr><td>B</td><td colspan="23">LA-LJ551PR02</td><td>0.2</td></tr><tr><td>Date:</td><td colspan="17">Thursday, August 22, 2019</td><td>Sheet</td><td>35</td><td>of</td><td>67</td><td colspan="3" rowspan="2"></td></tr></table>																									Title																									<Title>																									Size	Document Number																							Rev	B	LA-LJ551PR02																							0.2	Date:	Thursday, August 22, 2019																	Sheet	35	of	67			
Title																																																																																																																																																					
<Title>																																																																																																																																																					
Size	Document Number																							Rev																																																																																																																													
B	LA-LJ551PR02																							0.2																																																																																																																													
Date:	Thursday, August 22, 2019																	Sheet	35	of	67																																																																																																																																
5					4					3					2					1																																																																																																																																	

HDMI




Security Classification		Compal Secret Data		Title	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI	
Size	Custom	Document Number	LA-LJ551PR02	Rev 0.2	
Date: Thursday, August 22, 2019		Sheet 36 of 67			




NGFF WLAN / BT (Key E)




NGFF Wireless LAN / BT (Key E) [PCIE+USB/CNVi]



I (Max) : 2.0 A (+3VS_WLAN)
RDS(Typ) : 70 mohm
V drop : 0.14 V
Jefferson Peak:1360mA@peak current
Thunder_Peak:1100mA@peak current




PCH EDS : M.2 CNVi Mode Select
GPP_F2/CNVi_RGI_DT
0 = Integrated CNVi enable.
1 = Integrated CNVi disable.




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2019/05/15		Deciphered Date		2020/05/15		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						NGFF WLAN / BT					
						Size		Document Number		Rev	
						LA-LJ551PR02		0.2			
						Date:		Thursday, August 22, 2019		Sheet 39 of 67	


ALC3287




Speaker




W=40mils




+5VS --> +5VDDA_CODEC




+3.3VS --> +IOVDD_CODEC




+3VS --> +3VDD_CODEC




+1.8VS --> +1.8VDD_CODEC



PC Beep




Combo Jack (Normal Open)




Security Classification	Compal Secret Data		Title	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Rev 0.2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-IJ551PR02
Date:	Thursday, August 22, 2019	Sheet	40 of 67	

NOVO Button




G-Sensor




SMB Address: 0X18


Thermal Sensor




Close to UTS1




Close to BATT Charger (JBATT1)



Close to WLAN (JWLAN1)




Close to CPU Chip (UC1)




REMOTE1,2,3 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"

Close to VRAM IC (UV22)

Close to UTH1



Close to GPU (UV1)




REMOTE4(+/-) :
Trace width/space:10/10 mil
Trace length:<8"

Address 1001_100xb

Finger Printer

FP_RST From PCH
FP_GPIO_AL0 to EC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Thermal / Finger Printer	
Size	Document Number	Rev		0.2	
Custom	LA-LJ551PR02	Date: Thursday, August 22, 2019		Sheet 43 of 67	

SSD SATA




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF SSD		
				Size	Document Number	Rev
				LA-LJ551PR02		0.2
Date: Thursday, August 22, 2019				Sheet	44	of 67


USB3.0_Port (AOU_Port)



USB3.0_Port (Non-AOU_Port)




I/O CONN



Security Classification	Compal Secret Data			Title		Compal Electronics, Inc.	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Size		USB3 / IO board Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	0.2	
				Customer	LA-LJ551PR02		
				Date:	Thursday, August 22, 2019	Sheet	45 of 67

ON/OFF# SHORT PAD


TOP side




BOTT side




SCREW





LASER BARCODE



+12V FAN




+5V FAN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2019/05/15		Deciphered Date	
2020/05/15		Title		PCB PN / SCREW / FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
Document		Number		0.2	
LA-LJ551PR02		Date:		Thursday, August 22, 2019	
Sheet		46		of	
67		E			


DC to DC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.2
				Custom	LA-LJ551PR02
				Date:	Thursday, August 22, 2019
				Sheet	47 of 67

5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Compal Electronics, Inc.</td></tr><tr><td>Issued Date</td><td>2019/05/15</td><td>Deciphered Date</td><td>2020/05/15</td><td>Title</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size B</td></tr><tr><td colspan="4"></td><td>Document Number</td></tr><tr><td colspan="4"></td><td>Rev 0.2</td></tr><tr><td colspan="2">Date: Thursday, August 22, 2019</td><td colspan="3">Sheet 48 of 67</td></tr></table>					Security Classification		Compal Secret Data		Compal Electronics, Inc.	Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B					Document Number					Rev 0.2	Date: Thursday, August 22, 2019		Sheet 48 of 67		
Security Classification		Compal Secret Data		Compal Electronics, Inc.																														
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B																														
				Document Number																														
				Rev 0.2																														
Date: Thursday, August 22, 2019		Sheet 48 of 67																																
5	4	3	2	1																														


5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td><i>Compal Electronics, Inc.</i></td></tr><tr><td>Issued Date</td><td>2019/05/15</td><td>Deciphered Date</td><td>2020/05/15</td><td>Title</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Size B</td></tr><tr><td colspan="4"></td><td>Document Number</td></tr><tr><td colspan="4"></td><td>Rev 0.2</td></tr><tr><td colspan="2">Date: Thursday, August 22, 2019</td><td colspan="3">Sheet 49 of 67</td></tr></table>					Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B					Document Number					Rev 0.2	Date: Thursday, August 22, 2019		Sheet 49 of 67		
Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>																														
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B																														
				Document Number																														
				Rev 0.2																														
Date: Thursday, August 22, 2019		Sheet 49 of 67																																
5	4	3	2	1																														





PH201 under CPU botten side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2019/05/23		Deciphered Date		2021/05/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR- BATTERY CONN/OTP/RTC					
						Size		Document Number		Rev	
						Custom		LA-LJ551PR01		0.2	
						Date:		Thursday, August 22, 2019		Sheet 51 of 67	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/23	Deciphered Date	2021/05/31	Title	PWR- 3/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-LJ551PR01
				Date:	Thursday, August 22, 2019
				Sheet	53 of 67

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.


0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A



MP2940_V1A.mdd for IC portion
MP2940_V1B.mdd for SW portion


Where:
PWR_in_Max is the maximum input power, with the unit of W.

PE pin can be always pull high to 3.3V
The leakage is $3.3V/100K\Omega = 0.033mA$.






	Compal Electronics, Inc.
Title	PWR- VCORE(MP2940)

Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR- VCORE(MP2940)	
Issued Date	2019/05/23	Deciphered Date	2021/05/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.2
				LA-LJ551PRO1	
				Date:	Thursday, August 22, 2019
				Sheet	56 of 67



Function Field :
 Drivers:36.2
 Rest of support elements:36.3
 CPU_Core output CAP (Including MLCC):36.4

Security Classification		Compal Secret Data		Title	
Issued Date	2019/05/23	Deciphered Date	2021/05/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-LJ551PR01
				Date:	Thursday, August 22, 2019
				Sheet	57 of 67




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2019/05/23		Deciphered Date		2021/05/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR- VCORE Cap					
						Size		Document Number		Rev	
						Custom		LA-LJ551PR01		0.2	
						Date:		Thursday, August 22, 2019		Sheet 58 of 67	

CPU PWR controller(36.1), Driver MOS(36.2), Support component(36.3)

Module model information
MP2941_V1.mdd

VCCIN_AUX (Base on PDG rev 0.71)
Peak Current 26A (ICCmax)
TDC :10A
DC Load line :TBD mV/A
AC Load line :TBD mV/A
OCP Current 32A
Fsw=700kHz



TBD under checking with MPS

Table---1:VID control Bit logics

VID1	VID0	VOUT(V)
0	0	0
0	1	1.1
1	0	1.65
1	1	1.8

Table---2:CLM Select

State	CLM	Resistor to GND
M1	7A	0
M2	10A	90k
M3	13A	150k
M4	17A	>230k or float

Table---3:MODE Select

State	Interleaving	VID Down option	Resistor to GND
M1	N	Slew down	0
M2	Y	Slew down	90k
M3	Y	Decay	150k
M4	N	Decay	>230k or float

Table---4:FS Select

State	Fs(kHz)	Resistor to GND
M1	500	0
M2	700	90k
M3	1000	150k
M4	1200	>230k or float


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2019/05/23		Title	
		Deciphered Date		PWR- VCCIN_AUX(MP2941)	
				Size	
				Custom	
				LA-LJ551PR01	
				Date	
				Thursday, August 22, 2019	
				Sheet	
				59 of 67	
				Rev	
				0.2	

R1, R2, R3, R4, R5, C are based on VGA type to set.

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.4V
1 phase with CCM	0.7V to 0.88V
2 phase with DEM	1.08V to 1.35V
2 phase with CCM	1.6V to 5.5V

```
Vboot=Vvref*(Rref2/(Rref1+Rref2+Rboot))
Rt=Rrefadj // (Rboot+Rref2)
Vmin= Vvref*[Rref2/(Rref2+Rboot)]*[Rt/(Rref1+Rt)]
Vmax=Vvref*Rref2/[(Rref1//Rrefadj)+Rboot+Rref2]
Vout=Vmin+N*Vstep
Vstep=(Vmax-Vmin)/Nmax
```

- 1.Boot mode
- 2.Standby mode (don't support)
- 3.Normal mode



Remark:
1. Switching frequency setting:(Ton pin)
$$F_{sw} = (V_{in} - 0.5) / (2 \cdot V_{in} \cdot R_{ton} \cdot 3.2p)$$


$$= 352Khz$$

Current Limit threshold setting
 $R_{ocset} = (I_{valley} * R_{ds(on)} * 12) / I_{coset}$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/23	Deciphered Date	2021/05/31	Title	PWR- GPU CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.2
				LA-LJ551PR01 Date: Thursday, August 22, 2019 Sheet 60 of 67	



```
EN :H>0.8V   ; L<0.4V

EN pin don't floating
If have pull down resistor at HW side,
please delete PR601.
```




LOW	7.5A	8A
FLOATING	10.5A	12A
HIGH	13.5A	16A

$$V_{out} = 0.6V * (1 + R_1/R_2)$$
$$= 0.6 * (1 + (12.7/10))$$
$$V_{out} = 1.362V$$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/23	Deciphered Date	2021/05/31	Title	PWR- GPU 1.0V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-LJ551PR01
				Date	Thursday, August 22, 2019
				Sheet	63 of 67

RT9297_V1.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2019/05/23	Deciphered Date		2021/05/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				PWR- 12V		
				Size	Document Number	
				LA-LJ551PR01		0.2
				Date: Thursday, August 22, 2019		Sheet 64 of 67

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/05/23	Deciphered Date	2021/05/31	Title	PWR- Reserve	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-LJ551PR01	0.2
Date:				Thursday, August 22, 2019	Sheet 65 of 67	1

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					

Version change list
(P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28					
29					
30					

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/05/15	Deciphered Date	2020/05/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (HW)		
				Size	Document Number	Rev
				Custom	LA-LJ551PR02	0.2
Date:	Thursday, August 22, 2019		Sheet	67	of 67	